CLAIM AMENDMENTS

```
(currently amended)
                                         A spread spectrum digital
1
     communication receiver, the receiver comprising: [[-]]
2
               an input memory buffer [[(16)]] for storing samples of an
3
     input signal [[(y(k))]]; [[-]]
4
               a code generator circuit [[(30)]] for generating a
5
     re-generated user code; [[-]]
6
               a device [[(24)]] for the estimation of a channel delay
     profile energy, for computing the time delays and amplitudes of
8
     each received multi-path component of said input signal
9
     [[(Y(k))]]; [[-]]
10
               a plurality of fingers [[(18)]]; [[-]] and
11
               a finger allocation unit [[(26)]] for processing said
12
     channel delay profile energy in order to select the strongest
13
     multi-path components of said input signal [[(y(k))]] and allocate
14
     them to said fingers [[(18)]]; characterized in that said
15
     wherein the device [[(24)]] for the estimation of a channel delay
16
     profile energy comprises: [[-]]
17
               a basic correlator [[(32)]] having a first input [[(41)]]
18
     for sequentially reading from a memory location of said input
19
     memory buffer [[(16)]] a plurality of samples of said input signal
20
     [[(y(k))]], a second input [[(43)]] for receiving from said code
21
     generator circuit [[(30)]] a regenerated user code, and an output
22
     terminal for generating, by means of a correlation operation
23
```

2

3

4

5

6

- between said plurality of samples of said input signal and said 24 regenerated user code, a value of said channel delay profile energy 25 [[(DP(1))]]; [[-]] and 26 a memory controller circuit [[(36)]] for addressing said 27 input memory buffer [[(16)]] so that said first input [[(41)]] of 28 said basic correlator [[(32)]] is successively fed with the content 29 of the memory locations of said memory buffer [[(16)]], each 30 addressing operation corresponding to a new correlation operation 31 of said basic correlator [[(32)]] for the computation of a new 32 value of said channel delay profile energy [[(DP(1))]]. 33
- 2. (currently amended) The [[A]] receiver according to claim 1, wherein the values of said channel delay profile energy [[(DP(1))]] are progressively stored in a profile accumulation memory [[(34)]].
 - 3. (currently amended) The [[A]] receiver according to claim 2, wherein said memory controller circuit [[(36)]] addresses said profile accumulation memory [[(34)]] so that the reading operations of said basic correlator [[(32)]] from said input memory buffer [[(16)]] and the writing operations into said profile accumulation memory [[(34)]] are handled by the memory controller circuit [[(36)]].

- 4. (currently amended) The [[A]] receiver according to claim 3, wherein said memory controller circuit [[(36)]] updates the addressing of said input memory buffer [[(16)]] and said profile accumulation memory [[(34)]] every NC chips, where NC is equal to the integration window size, changing the reading and writing positions of said basic correlator [[(32)]].
- 5. (currently amended) The [[A]] receiver according to claim 3, wherein, when the last memory location of both said input memory buffer [[(16)]] and said profile accumulation memory [[(34)]] is reached, the addressing restarts circularly on a first location of both memories [[(16, 34)]].
- 6. (currently amended) The [[A]] receiver according to claim 3, wherein said basic correlator [[(32)]] is time multiplexed, at a multiple of the chip frequency [[(F_c)]], between a plurality of memory locations of said input memory buffer [[(16)]] and of said profile accumulation memory [[(34)]].
- 7. (currently amended) The [[A]] receiver according to claim 2, wherein said delay profile energy [[(DP_{acc}(1))]] is obtained by accumulating the energies [[(DP_i(1))]] of several delay profiles.

22

```
(currently amended) A method for the estimation of
                8.
1
     the channel delay profile energy in a spread spectrum digital
2
     communication receiver of the type comprising an input memory
3
     buffer \lceil \lceil (16) \rceil \rceil for storing samples of an input signal \lceil \lceil (y(k)) \rceil \rceil
4
     and a code generator circuit [[(30)]] for generating a re-generated
5
     user code, the method comprising the steps of:
6
                a) sequentially reading a first plurality of samples of
     the input signal y(k) from said memory buffer 16;
8
                b) correlating said plurality of samples of said input
9
     signal with said regenerated user code for generating a first value
10
     of the channel delay profile energy [[(DP(k))]];
11
                c) updating the reading position on said input memory
12
     buffer [[(16)]] for reading a further plurality of samples of the
13
     input signal [[(y(k))]];
14
                d) correlating said further plurality of samples of said
15
     input signal with said regenerated user code for generating a
16
     further value of the channel delay profile energy [[(DP(k+1))]],
17
     said generated value of the channel delay profile energy
18
      [[(DP(k+1))]] being stored in a profile accumulation memory
19
      [[(34)]]; and
20
                e) repeating the steps c)]] to d)]] in order to compute
```

all the values of the channel delay profile.

232844M2 WPD

```
(currently amended)
                                         The [[A]] method according to
               9.
1
     claim 8, further comprising the step of
2
               storing each generated value of said channel delay
3
     profile energy [[(DP(1))]] in a profile accumulation memory
4
     [[(34)]].
5
                     (currently amended) A spread spectrum digital
1
     communication receiver, the receiver comprising: [[-]]
2
               a code generator circuit [[(52)]] for generating a
3
     re-generated user code; [[-]]
4
               a memory buffer [[(50)]] for storing samples of said
5
     re-generated user code; [[-]]
6
               a device [[(64)]] for the estimation of a channel delay
     profile energy, for computing the time delays and amplitudes of
8
     each received multi-path component of an input signal [[(y(k))]]
9
     received by said receiver; [[-]]
10
               a plurality of fingers [[(78)]]; [[-]] and
11
               a finger allocation unit [[(76)]] for processing said
12
     channel delay profile energy in order to select the strongest
13
     multi-path components of said input signal [[(y(k))]] and allocate
14
     them to said fingers [[(78)]]; characterized in that said
15
     wherein the device [[(64)]] for the estimation of a channel delay
16
     profile energy comprises: [[-]]
17
               a basic correlator [[(54)]] having a first input [[(41)]]
18
     for receiving said input signal [[(y(k))]] and a second input
```

addressing operation corresponding to a new correlation operation

of said basic correlator [[(58)]] for the computation of a new

value of said channel delay profile energy [[(DP(1))]].

11. (currently amended) The [[A]] receiver according to claim 10, wherein the values of said channel delay profile energy [[(DP(1))]] are progressively stored in a profile accumulation memory [[(56)]].

2

3

4

- 1 12. (currently amended) The [[A]] receiver according to claim 11, wherein said memory controller circuit [[(58)]] addresses said profile accumulation memory [[(56)]] so that the reading operations of said basic correlator [[(54)]] from said memory buffer [[(50)]] and the writing operations into said profile accumulation memory [[(56)]] are handled by the memory controller circuit [[(58)]].
- 1 13. (currently amended) The [[A]] receiver according to claim 12, wherein said memory controller circuit [[(58)]] updates the addressing of said memory buffer [[(50)]] and said profile accumulation memory [[(56)]] every NC chips, where NC is the integration window size, changing the reading and writing positions of said basic correlator [[(54)]].
 - 14. (currently amended) The [[A]] receiver according to claim 12, wherein, when the last memory location of both said memory buffer [[(50)]] and said profile accumulation memory [[(56)]] is reached, the addressing restarts circularly on a first location of both memories [[(50, 56)]].

2

3

4

5

6

8

9

10

11

12

13

- 15. (currently amended) The [[A]] receiver according to claim 12, wherein said basic correlator [[(54)]] is time

 multiplexed, at a multiple of the chip frequency [[(F_c)]], between a plurality of memory locations of said memory buffer [[(50)]] and of said profile accumulation memory [[(56)]].
- 16. (currently amended) The [[A]] receiver according to claim 12, wherein said delay profile energy [[(DP_{acc}(1))]] is obtained by accumulating the energies [[(DP_i(1))]] of several delay profiles.
 - 17. (currently amended) A method for the estimation of the channel delay profile energy in a spread spectrum digital communication receiver of the type comprising a code generator circuit [[(52)]] for generating a re-generated user code and a memory buffer [[(50)]] for storing samples of said re-generated user code, comprising the steps of:
 - a) sequentially reading a first plurality of samples of the re-generated user code from said memory buffer [[(50)]];
 - b) correlating said plurality of samples of said re-generated user code with an input signal y(k) for generating a first value of the channel delay profile energy [[(DP(k))]];
 - c) updating the reading position on said input memory buffer [[(50)]] for reading a further plurality of samples of the re-generated user code;

- d) correlating said further plurality of samples of said
 re-generated user code with said input signal [[y(k)]] for
 generating a further value of the channel delay profile energy
 [[(DP(k+1))]], said generated value of the channel delay profile
 energy [[(DP(k+1))]] being stored in a profile accumulation memory
 [[(56)]]; and
- e) repeating the steps c)]] to d)]] in order to compute all the values of the channel delay profile.
- 18. (currently amended) The [[A]] method according to claim 17, further comprising the step of storing each generated value of said channel delay profile energy [[(DP(1))]] in a profile accumulation memory [[(56)]].